


SOLUZIONI MULTITHREAD



1 Single / scalare / Interleaving


$m = 2$

- T_1
- LD R_a, R_b, R_c
 - ADD R_c, R_d, R_c
 - ST R_a, R_b, R_c

- T_2
- MUL R_a, R_b, R_c
 - ADD R_b, R_c, R_c
 - ST R_a, R_b, R_c

6 istruce in 7T

eff. $\frac{6}{7} \approx 0.85$




$m = 4$

- | | | | |
|------------------|------------------|-----------------|-----------------|
| T_1 | T_2 | T_3 | T_4 |
| LD ₁ | MUL ₂ | I ₃₁ | I ₄₁ |
| ADD ₁ | ADD ₂ | I ₃₂ | I ₄₂ |
| ST ₁ | ST ₂ | I ₃₂ | I ₄₃ |

Aumentando il

no di core, aumenta la distanza tra due core in pipeline



⇒ Riduce il depth dovuto alle dep. log.


$m = 2 \rightarrow 0.85$
 $m = 4 \rightarrow 1$

Prime Inst Sec 3° ut

EMISSIONE SINGOLA SCALARE BLOCKED


Switching tra contesti → Quando si incontra dipendenza

$n=2$





switch su → dipendenza (vera)
 → istruzione
 → istruzioni di switch


Emulazione Single Super Subse



Interleaving m=2 2 thread, ognuno con istruzione lunga 2



m=2, istruzione progr. blocked
Blocked



Emulsione Multiple / Superscalare / SMT

Simultaneous MT

T_1

LD	Rc	Rb	Rc
ADD	Rc	Rd	Rc
ADD	Rc	Rd	Rc
MUL			
ST			

T_2

MUL			
DIV			
ST			
ADD			
ADD			


T_3

LD			
MUL			
DIV			
ADD			
ST			

$m=2$

T_1 T_2

LD	MUL	L_1
ADD	DIV	L_2
ADD	ST	L_3
MUL	ADD	L_4
ST	ADD	L_5




T_2 T_3

MUL	LD
DIV	MUL
ST	DIV
ADD	ADD
ADD	ST

T_1 T_3


LD	LD
ADD	MUL
ADD	DIV
MUL	ADD
ST	ST

Accoppiamento Statico → All. Memorie




Accoppiamento Dinamico

⇒ Preleva le memorie in parallelo da blocchi diversi.



Abstract del corso

- 1) Comp / Interpr.
- 2) Gerarchia di macchine virtuali:
 - Firmware
 - Assembler

D.p. uss.
Code
- 3) Istruzione L0
Istruzione AL
N Istruzioni