Distilled Neural Networks for Efficient Learning to Rank

Franco Maria Nardini, Cosimo Rulli, Salvatore Trani, and Rossano Venturini

Abstract—Recent studies in Learning to Rank have shown the possibility to effectively distill a neural network from an ensemble of regression trees. This result leads neural networks to become a natural competitor of tree-based ensembles on the ranking task. Nevertheless, ensembles of regression trees outperform neural models both in terms of efficiency and effectiveness, particularly when scoring on GPU. In this paper, we propose an approach for speeding up neural scoring time by applying a combination of Distillation, Pruning and Fast Matrix multiplication. We employ knowledge distillation to learn shallow neural networks from an ensemble of regression trees. Then, we exploit an efficiency-oriented pruning technique that performs a sparsification of the most computationally-intensive layers of the neural network that is then scored with optimized sparse matrix multiplication. Moreover, by studying both dense and sparse high performance matrix multiplication, we develop a scoring time prediction model which helps in devising neural network architectures that match the desired efficiency requirements. Comprehensive experiments on two public learning-to-rank datasets show that neural networks produced with our novel approach are competitive at any point of the effectiveness-efficiency trade-off when compared with tree-based ensembles, providing up to 4x scoring time speed-up without affecting the ranking quality.

Index Terms—Web search, learning-to-rank, neural networks, efficiency, distillation, pruning, matrix multiplication.

1 INTRODUCTION

The estimation of relevance is a task of paramount importance in Web search. In fact, search engines provide the users with a list of relevant results answering a information need formulated as a textual query. In the last years, Learning to Rank (LtR) techniques have been successfully applied to solve this task. LtR is the field of machine learning devoted to the development of supervised techniques addressing the ranking problem. LtR techniques have been proficiently used in Web search, a scenario characterized by tight latency bounds for query processing [11]. For this reason, the investigation of new LtR techniques targets both effectiveness and efficiency to provide accurate solutions that can be used in modern query processors. State-of-the-art approaches in learning to rank are ensembles of regression trees. Specifically, LambdaMART [9] is an effective state-of-the-art LtR algorithm that builds ensembles of regression trees by optimizing a loss function that depends on a listwise information retrieval metric, e.g., NDCG [30]. The counterpart of the retrieval accuracy guaranteed by tree-based models is the computational effort needed to traverse hundreds or even thousands of trees. This computational effort hinders the application of this kind of models on low-latency query processors. Furthermore, each tree in an ensemble work by testing a sequence of boolean conditions on the input. The natural translation of this structure in if-then-else code conflicts with modern CPU architectures that heavily rely on branch prediction and caching. A recent line of research investigates techniques for efficient traversal of ensembles of regression trees. The state-of-the-art algorithm for traversing tree-based models is QuickScorer [13], [35], [41], [42], which implements an interleaved feature-wise traversal of the ensemble that maximizes the efficiency of branch predictor and cache of modern CPUs.

Motivated by the success of neural solutions in other fields such as Natural Language Processing and Computer Vision, several attempts have been made to bring Neural Networks (NNs) in the LtR field. Despite that, tree-based solutions still provide state-of-the-art performances on different benchmarks, especially when dealing with handcrafted features [48]. Recently, Qin et al. [48] identify the reasons for the superiority of tree-based solutions in i) the sensitiveness of neural network to input features scale and transformations, ii) the lack of expressiveness in mostly adopted neural models in LtR, iii) the limited size of available LtR datasets w.r.t. to Natural Language Processing or Computer Vision. Cohen et al. [12] develop an approach that permit to overcome these limitations on standard LtR datasets by training classic multi-layer perceptrons using simple data normalization (Z-normalization) and by leveraging a data augmentation technique (Section 3). Cohen et al. [12] propose to train neural networks to mimic the outputs of a pre-trained ensemble of regression trees. They do so by employing a knowledge distillation approach [3], [23] that treats the ensemble of regression trees as a black box generating accurate document scores. Given that neural models are universal approximators [24], the network can reproduce the predictions of the ensemble of regression trees. In practice, this is done by using the Mean Square Error between the scores and the network predictions as training loss. The performance of a neural network trained by scores approximation are bounded by the performance
of the tree-based model used to generate the scores: even in a perfect approximation scenario, the neural model will introduce no improvement in terms of effectiveness. In general, instead, the approximation will cause a degradation in the ranking precision. However, the reason to move to a neural document scoring engine is to exploit fast inference mechanisms available for NNs. In this direction, Cohen et al. [12] compare the efficiency of a neural solution for ranking (on GPU and CPU) with QuickScorer [41] (on CPU). In the original work, the authors claim that neural models are as accurate as ensembles of regression trees in terms of Mean Average Precision (MAP), and largely outperform them in terms of execution time (µs/doc). We observe that their comparison presents some weaknesses. They compare a single-thread CPU version of QuickScorer against a multi-thread GPU version of the neural forward pass. Due to the differences between the computational engines, this does not permit to actually state which one of the two solutions is the more efficient. Even when comparing on CPU, the comparison is done using: i) a single-threaded C++ implementation of QuickScorer for ensembles of regression trees and ii) a multi-threaded Python neural inference running with an unspecified number of threads. The use of Python APIs may also entail some latency in calling the underlying optimized matrix multiplication routine on which these frameworks usually rely. Moreover, the two sets of experiments are conducted on different CPUs. These aspects hamper a direct comparison of the performance achieved.

In this article, we propose a solid, fair and comprehensive comparison of the efficiency of ensemble of regression trees and neural models. We compare QuickScorer [13] against a novel and optimized implementation of neural network inference written in C++. We perform the evaluation on the same hardware by executing the two solutions using a single thread. Moreover, both solutions exploit instruction-level parallelism (AVX2 instruction set). Since CPU and GPU are two different processing units and each of them requires specific optimization techniques, in this work we focus on providing an accurate study of the efficiency of the two approaches on CPU, while we plan to extend it to the GPU in the future. Regarding the training phase, we adopt the same neural architectures of Cohen et al. [12] and we re-implement their methodology with our own code in Pytorch [45]. However, differently from the original work, in our experiments we train the ensemble of regression trees with the LightGBM library [31], since it is the state-of-the-art library for learning ensemble models on ranking tasks [31].

The results of our comprehensive experimentation on the MSN30K dataset show that, in contrast with the results reported by Cohen et al. [12], ensembles of regression trees are both faster and more accurate than neural models. In Table [1] we report the Mean Average Precision (MAP), the Normalized Discounted Cumulative Gain (NDCG, with cutoff at 10 and without cutoff), and the scoring time per document. Symbols evidence statistically significant improvement w.r.t. to Mid Forest†, and Small Forest‡, according to the Fisher’s randomization test, \( p < 0.05 \). We run different tests for each metrics, but we use shared symbols to ease the notation. Table [1] shows that ensemble of regression trees deliver the same performance of neural models while being largely faster, with a speedup ranging from 2.8x (Small Net vs Small Forest) to 16.2x (Large Net vs Mid Forest). Also, the Large Forest is the best performing model with a large margin, while being 3x faster than the Large Net. These evidences highlight how tree-based solutions are currently faster than neural networks on CPU. We bridge the large gap between tree-based models and neural models by proposing a novel framework to efficiently design and train effective and efficient feed-forward networks for ranking on CPU.

The novel contributions of this article are:

- we present a combination of state-of-the-art approaches to improve the performance of neural networks on Learning to Rank tasks. By leveraging efficiency-oriented pruning techniques and high-performance Dense and Sparse Matrix Multiplication techniques, we build neural models that outperform ensembles of regression trees. An extensive experimental evaluation on two well-established public benchmarks, i.e., the MSN30K [47] and the Tiscali Istella-S [13] datasets, shows the effectiveness of our method. Experimental results confirm that on the MSN30K dataset it is possible to obtain up to 4.4x faster scoring time with no loss of accuracy.
- we provide a novel way to estimate the execution time of neural network forward pass, by mean of dense and sparse time predictors, respectively for Dense-Dense and Sparse-Dense Matrix Multiplication (DMM & SDMM). To the best of our knowledge, this is the first work that dives into the technicality of matrix multiplication to precisely predict the execution time of neural models. These predictors are derived from a broad study of the implementation of the relative operations on modern CPUs. In explaining how predictors are developed, we also provide a clear and concise explanation of these two fundamental operations with plenty of scientific applications.
- we develop an efficient and effective approach to design neural models, using the aforementioned time predictors, which allow to estimate the execution time of a feed-forward network \( a \ priori \), by providing the architecture - i.e., the number of layers and the neu-

<table>
<thead>
<tr>
<th>Model</th>
<th>NDCG@010</th>
<th>NDCG</th>
<th>MAP</th>
<th>Scoring Time (µs/doc)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Large Forest</td>
<td>0.5246†</td>
<td>0.7473□</td>
<td>0.6604†</td>
<td>8.2</td>
</tr>
<tr>
<td>Mid Forest</td>
<td>0.5206†</td>
<td>0.7454□</td>
<td>0.6582†</td>
<td>1.5</td>
</tr>
<tr>
<td>Small Forest</td>
<td>0.5181</td>
<td>0.7438</td>
<td>0.6578</td>
<td>0.8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Model</th>
<th>NDCG@010</th>
<th>NDCG</th>
<th>MAP</th>
<th>Scoring Time (µs/doc)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Large Net</td>
<td>0.5198†</td>
<td>0.7445□</td>
<td>0.6582†</td>
<td>24.4</td>
</tr>
<tr>
<td>Small Net</td>
<td>0.5171</td>
<td>0.7432</td>
<td>0.6575</td>
<td>2.2</td>
</tr>
</tbody>
</table>

† including cutoff; □ without cutoff; \( p < 0.05 \)

1. See for example [https://scipy-cookbook.readthedocs.io/items/ParallelProgramming.html#Use-parallel-primitives](https://scipy-cookbook.readthedocs.io/items/ParallelProgramming.html#Use-parallel-primitives)
rons per layer - and the sparsity level of each layer. This design methodology tackles the costly problem of model architectures search [46, 52], since it allows to train exclusively the models respecting the latency requirements, tearing down the costs, in terms of time and energy consumption, of the experimental phase.

The rest of the paper is organized as follows: Section 2 discusses the related work in the field. Section 3 details the process of distilling ensemble of regression trees into neural networks as proposed by Cohen et al. [12]. Section 4 introduces the implementation of dense-dense matrix multiplication and sparse-dense matrix multiplication on modern CPUs, together with our time predictors. Section 5 describes our novel method for designing efficient neural models for ranking. Moreover, Section 6 presents a comprehensive experimental evaluation of our proposed technique on public data. Finally, Section 7 concludes the work.

2 Related Work

In this section, we introduce Learning to Rank (LtR) and its use in Information Retrieval (IR). Then, we describe QuickScorer [13, 35, 41] an efficient algorithm for scoring ensemble of regression trees. Finally, we discuss the field of model compression, a branch of machine learning that aims to compress Deep Neural Networks without affecting their accuracy. Here, we focus our attention in particular on pruning techniques.

2.1 Learning to Rank

Learning to Rank (LtR) consists in applying machine learning techniques to the problem of ranking documents with respect to a query. RankNet [7] leverages a probabilistic ranking framework based on a pairwise approach to train a neural network. The difference between the predicted scores of two different documents is mapped to a probability by means of the sigmoid function. Hence, using the cross-entropy loss this probability is compared with the ground truth labels, and Stochastic Gradient Descent (SGD) is used to minimize this loss. FRank [54] exploits a generative additive model and substitutes the cross-entropy loss with the fidelity loss, a distance metric adopted in physics, superior to cross-entropy when applied on top of the aforementioned probabilistic framework since 1) has minimum in zero, 2) is bounded in [0, 1]. Neither RankNet nor FRank directly optimize a ranking metric (e.g., NDCG), and this discrepancy weakens the power of the model. Since ranking metrics are flat and discontinuous, coding them into the loss function is troublesome. To overcome this issue, LambdaRank [8] heuristically corrects the RankNet gradients, exploiting the rank position of the document in the overall sorting: it multiplies the RankNet gradient with a term that measures the increase in terms of NDCG when switching the terms, generating the so-called λ-gradients. McRank [38] casts the problem of ranking as MultiClass classification task, using a boosting tree algorithm to learn the class probabilities and then converting them into relevances with the expected relevance, outperforming LambdaRank. This work also highlights that modeling the ranking problem as a classification task works better than modeling it as a regression one. LambdaMART [9] combines the successful training methodology provided by λ-gradients with Multiple Additive Regression Trees (MART) - as McRank [38], and it has been establishing as the state-of-the-art in LtR. Currently, ensembles of regression trees are the most effective solution among LtR techniques when dealing with handcrafted features. In the next section, we describe state-of-the-art approaches for efficient traversal of these trees, in order to employ them in latency-bound scenarios.

2.2 Efficient Traversal of Tree-based Models

QuickScorer [41] is a state-of-the-art algorithm that allows to speedup the traversal of an ensemble of regression trees. As detailed in the previous section, ensemble of regression trees is the model exploited by several state-of-the art learning-to-rank solutions, e.g., LambdaMART [9]. QuickScorer codes each tree of the ensemble as a bitvector of length \( n \), where \( n \) is the number of leaves, which is used to select the exit leaf in the tree. Furthermore, each decision node in each tree is associated with a bitvector of the same length called \( mask \). If the corresponding test is evaluated to false, the bits corresponding to the unreachable leaves are set to zero. By performing the logical AND among all the masks, we obtain another bitvector, named \( leafidx \), in which the first one entry corresponds to the exit leaf. To efficiently compute the exit leaf, QuickScorer process all the nodes in a feature-by-feature fashion. For each feature \( f \), the associated thresholds among all the nodes in the forest are sorted in ascending order. Let us consider a threshold \( \gamma \) associated with a node \( g \): when \( x_f > \gamma \), the corresponding \( leafidx \) is updated performing the AND operation with the \( mask \) relative to \( g \). Since the thresholds are sorted, as soon as \( x_f \leq \gamma \), the evaluation of the current feature is interrupted, since the following instances will evaluate true as well. To further improve the efficiency of the algorithm, two variations of the original algorithm are introduced: 1) Block-Wise QuickScorer (BWQS), in which the forest is partitioned into blocks of trees fitting the L3 cache, reducing the cache-miss ratio and 2) Vectorized QuickScorer (vQS) [42], in which scoring is vectorized using AVX2 instructions and 256-bit registers, allowing to process up to 8 document at time. Lettich et al. [35] propose a GPU version of QuickScorer, to exploit the massive parallelism of this computational engine. By properly managing the GPU memory hierarchy and furnishing an adequate degree of parallelism in the document scoring process, this version results up to 100x faster than the corresponding CPU version, when dealing with very large forests (20,000 trees).

The cost of traversing an ensemble of regression trees with QuickScorer depends on the number of false nodes, rather than on the length of the root-to-leaf paths. Since machine-learnt trees are imbalanced, the authors experimentally show that this reduces the percentage of nodes to evaluate from 80% of classical traversal to the 30% of QuickScorer [41]. Moreover, QuickScorer is implemented carefully taking into account cache and CPU issues. For example, QuickScorer structures are accessed sequentially thus favoring pre-fetching and avoiding branch mispredictions. However, when the number of leaves is larger than 64, scoring a model with QuickScorer can be inefficient. Recently, RapidScorer tackles the problem of forest with a
larger number of leaves \([59]\). In fact, when \(|\text{leaves}| > 64\), the logical AND between the bitvectors cannot be carried out in just one CPU instruction, hampering efficiency. For this reason, RapidScorer introduces a tree-size insensitive encoding, named epitome. Moreover, it leverages a node merging strategy that evaluates just once nodes sharing the same threshold on the same feature. By doing so, RapidScorer outperforms QuickScorer when dealing with a large number of leaves.

### 2.3 Model Compression

The effectiveness of Deep Neural Networks (DNNs) comes at the cost of a high computational complexity \([2]\), hindering the deployment and the usage of DNNs, especially for resource-constrained devices. An inherent feature of DNNs is over-parameterization, i.e., the redundancy of networks parameters: it has been proven that the same performance can be obtained with just a portion of the original parameters \([14]\). Model Compression (MC) is a recent research field investigating effective techniques for reducing the memory impact of DNNs, their inference time, and energy consumption without affecting their accuracy, exploiting over-parameterization. In MC techniques, we observe the presence of several lines of research: pruning \([17\text{–}21]\), \([37]\, \([44]\, \([56]\, \([60]\), quantization \([10]\, \([28]\, \([36]\, \([49]\, \([62]\), design of efficient architectures \([25]\, \([29]\, \([50]\, \([61]\), knowledge distillation \([3]\, \([6]\, \([23]\).

Recently, pruning has shown to be extremely effective \([17\text{–}21]\, \([27]\, \([37]\, \([43]\, \([55]\, \([60]\). Pruning techniques delete useless connections in a pre-trained model, producing sparse weight tensors that are lighter to store and allow for faster inference time. Performing a retraining after pruning avoids accuracy loss, even in the case of high compression factors \([17]\). The canonical classification of pruning techniques divide them into two families: 1) element-wise pruning, which sets to zero individual weights, generating sparse weight tensors and 2) structured pruning, which prunes entire groups of weights, i.e., columns, filters, or even entire layers. In the latter case, the resulting network's weights still belong to the dense domain. In this paper, we focus on element-wise pruning techniques. These methods employ heuristics to determine what are the relevant weights of the network. In particular, magnitude-based heuristics work by removing low absolute-value weights and are proved to be effective \([17\text{–}19]\). In their native version, magnitude based approaches remove a fixed percentage of weights from the original model (level pruning). Han et al. show that the gradual increase of the target sparsity, interleaved with a number of steps of re-training, can improve the accuracy of the final model \([19]\). Furthermore, they propose a layer-wise threshold-based method to determine whether a parameter shall be kept or not. For each layer, its threshold \(t_i\) is computed as \(t_i = \sigma_i \times s_i\), with \(\sigma_i\) the standard deviation of weights distribution and \(s_i\) a sensitivity parameter to be chosen. By assuming that parameters follow a Normal distribution \(\mathcal{N}(0, \sigma^2)\), setting \(s_i = 1\) would approximately prune away about the 68% of the weights. The pruning step is followed by a number of re-training epochs on the surviving weights. The procedure can be then iterated by gradually increasing \(s_i\) thus inducing higher sparsity. The Distiller Framework \([64]\) version that we adopt, keeps this threshold fixed, relying on the fact that as the tensor is pruned, more elements are pulled towards the center of the distribution and then pruned. Pruning techniques have shown to be able to sparsify state-of-the-art neural architectures up to 90%, thus strongly reducing their memory burden and easing the transmission and deployment on resource-constrained devices.

### 3 Training by Scores Approximation

In this section, we detail the methodology proposed by Cohen et al. \([12]\) to train neural models approximating ensembles of regression trees. Their technique can be considered as a special case of Knowledge Distillation \([3]\, \([23]\). Knowledge distillation is a training technique in which a small student model is trained to mimic the outputs of a large and expressive teacher model. In the case of Cohen et al., the ensemble of regression trees plays the role of the teacher, while the neural network is the student model. The core idea of their approach is to treat the tree-based model as a black box producing accurate scores. Formally, let us consider a Learning to Rank dataset \(D = (X, Y)\), \(X \in \mathbb{R}^{f \times |D|}\), where \(f\) is the number of extracted features per document, \(|D|\) is the cardinality of the dataset, and \(Y \in \mathbb{N}^{|D|}\) is the set of ground-truth relevances of a document w.r.t. a query. Let \(F : \mathbb{R}^f \rightarrow \mathbb{R}\) be the underlying function learned by an ensemble of regression trees during the training that maps a single document \(x \in X\) into a relevance score. If the neural model can reproduce the function \(F\), it achieves the same ranking quality as the original model. The effectiveness of this approach relies on theoretical results showing that NNs can approximate continuous \([24]\) and piecewise continuous functions \([39]\). In practice, the approximation is implemented by using the Mean Squared Error as loss function computed between the network prediction and the ensemble prediction. Furthermore, the training procedure is enriched with a data augmentation step which enforces the approximation capabilities of the neural network. Consider the set of \(f\) features in the dataset. For each feature, Cohen et al. \([12]\) build a list composed of the split points corresponding to that feature in the ensemble of regression trees, and, in the same list, they also put the maximum and the minimum for that feature in the training set. This way they obtain a set of \(f\) lists, where \(f\) is the number of the features in the dataset. Each of these lists is then sorted, and replaced with its ordered midpoints, e.g., each adjacent pair \(\{x_i, x_{i+1}\}\) is replaced with its midpoint, \(\frac{x_i + x_{i+1}}{2}\). At each training step, half of the training data is built by randomly sampling from this feature-wise set of lists to have a better coverage of the whole feature space. Before feeding them to the network, all the training data are normalized by subtracting the mean and by dividing by the variance (Z-normalization). This approach is more proficient than directly learning the ground-truth relevance \([12]\). As detailed in Section 4, the approximation error introduced is small but statistically significant in terms of ranking quality. In Section 5, we show how to mitigate this effect.
4 Modeling Matrix Multiplication

In this section, we detail the optimization of matrix multiplication on modern CPUs. We start with the implementation of dense-dense matrix multiplication (DMM) and then we move to the sparse-dense (SDMM) matrix case. Matrix multiplication has a prominent role in a wide spectrum of scientific applications (linear algebra, physics, economics, engineering), and it also represents the structural operation in neural network forward and backward pass. We believe that, when dealing with the efficiency-effectiveness trade-off, a comprehensive analysis of the underlying multiplication mechanisms is essential. We develop time predictors for matrix multiplication both in the dense and in the sparse domain, and we then jointly apply them to develop an analytical model that estimates the scoring time of a neural network given the matrix shapes and the sparsity percentage of each layer of the Feed Forward Network (FFN).

Our predictors are analytic, i.e., not learned, and they are based on 1) the knowledge gained from the implementation of DMM and SDMM on modern CPU architectures, 2) empirical measurements showing the performance of CPU on these operations under different conditions. We observe that, by exploiting the predictors we are proposing, we are allowed to train only the architectures that match the desired efficiency constraints. In a latency-bound application, the efficiency constraints are specified in the requirements. In an effectiveness-oriented context, they can be inferred by observing the execution time of the competitor, i.e., ensembles of tree-based models. As a consequence, the use of our predictors allows to significantly reduce the search space of the optimal architecture. Furthermore, our predictors are task-agnostic, hence they can be applied in any Feed Forward Network (FFN) application field.

4.1 Dense Matrix Multiplication

In this section, we investigate how Dense Matrix Multiplication (DMM) is optimized on modern CPUs. DMM has countless applications, hence lots of effort has been spent to attain fast implementations. The current state-of-the-art algorithm for DMM is the well-known Goto Algorithm [16], on which are based several open (GotoBLAS [16], OpenBLAS [58], BLIS [26]) or commercial (Intel MKL [57]) implementations.

The multiplication of two \( n \times n \) dense matrices involves \( \mathcal{O}(n^3) \) floating-point operations with \( \mathcal{O}(n^2) \) data, as can be easily evicted from Equation 1. In modern processors, the interaction with memory is more time-consuming than the computation itself (memory bandwidth bottleneck), but a wise memory management allows to amortize the data movement over a large number of computations. The mathematical definition of matrix multiplication is the following: given \( A \in \mathbb{R}^{m \times k} \), \( B \in \mathbb{R}^{k \times n} \), the matrix multiplication binary operator computes \( C = A \times B \) with \( C \in \mathbb{R}^{m \times n} \), where every element of \( C \) is given by

\[
C_{i,j} = \sum_{p=1}^{k} A_{i,p} B_{p,j} \quad i = 1, \ldots, m \quad j = 1, \ldots, n \tag{1}
\]

The Goto Algorithm consists of iteratively decomposing the overall DMM into a series of smaller matrix operations in a cache-aware fashion, until matrices fit the CPU registers. Then matrices are multiplied by means of a highly engineered micro-kernel. We now provide a breakdown of the Goto Algorithm as implemented in the BLIS library [34], [55], which assumes the CPU to be equipped with 3 levels of cache and vectorized instructions. The first three steps of the blocked matrix multiplication algorithm are depicted in Figure 1.

![Fig. 1: First three steps of the Goto algorithm for Dense Matrix multiplication.](image)

The blocked matrix multiplication algorithm begins by partitioning along the columns of \( C \) and \( B \) into blocks of size \( n_c \), obtaining sub-matrices of \( C \) of shape \( m \times n_c \) and sub-matrices of \( B \) of shape \( k \times n_c \). Each \( C \) sub-matrix is obtained by multiplying the complete \( A \) matrix with the corresponding sub-matrix of \( B \). Then, the procedure partitions the columns of \( A \) and the rows of \( B \) into blocks of size \( k_r \), to obtain \( A_p \), i.e., vertical panels of size \( m \times k_r \), and \( B_p \), i.e., horizontal panels of size \( k_r \times n \). The \( B_p \) panels are packed into the L3 cache reordering data according to a specific pattern which allows to access data contiguously even after the subsequent partitions. We adopt the notation \( X \) to indicate that the sub-matrix \( X \) respects this pattern. Observe that, after the blocking on the \( k \) axis, the original multiplication is boiled down into a series of rank-k updates so that \( C = C + A_p B_p \). A further partition is performed along rows of \( A \), with size \( m_c \) generating \( C_i \) and \( A_i \). \( A_i \) is, as was \( B_p \) previously, packed into \( A_i \) in the L2 cache.

**Macro-Kernel.** The macro-kernel, or inner kernel as in the original algorithm by Goto et al. [16], is responsible for orchestrating the memory movement between the RAM memory and the caches. Let us consider the operation \( C_i \leftarrow C_i + A_i \times B_i \), with \( C_i \) of size \( m_c \times n \), \( A_i \) of size \( m_c \times k_r \), and \( B_i \), of size \( k_r \times n \). The macro kernel decomposes this operation into a series of block-panel multiplications, as shown in Figure 2. As aforementioned, both \( A_i \) and \( B_p \) are packed with a special pattern, indicated by the arrows in...
Micro-Kernel is the core operation of blocked matrix multiplication and the speed of the whole routine largely depends on the speed of this kernel. For this reason, in high-performance libraries, the micro-kernel is often written in assembly language, to exploit vectorized instructions and hand-tuned data pre-fetching. The micro kernel computes \( c_{r,j} = c_{r,j} + A_j B_j \), where \( A_j \) is an horizontal micro-panel of \( A \), and \( B_j \) is a vertical micro-panel of \( B_p \), residing, respectively, in L2 and L1 cache, as reported in Figure 3. The operation is performed as \( k_c \) rank-1 updates, by computing the outer product between a column of \( A_j \) and a row of \( B_j \) and by accumulating the results into the \( m_r \times n_r \) \( c_{r,j} \) submatrix. In this way, \( c_{r,j} \) can be kept in CPU registers until the loop over \( k_c \) is, allowing to move data from the registers to the memory just once. This means that \( 2m_c n_c k_c \) FLOPs can be performed with just \( m_r n_r \) memory operations. Furthermore, this data reading pattern benefits from the data packing performed in the previous loops. In fact, columns and rows of \( A_j \) and \( B_j \) respectively will be accessed contiguously, which is generally known to be faster than accessing non-in-stride memory.

2. In the original work, Goto et al. [16] point out that \( C_l \leftarrow C_l + A_l B_p \) should be computed at the peak rate of CPU. This condition is true if all three matrices reside in L1 cache, but it can be considered true even if \( A_1 \) is in L2.

![Fig. 2: Macro-Kernel in the Goto algorithm for Dense Matrix Multiplication (DMM).](image)

![Fig. 3: Micro-Kernel in the Goto algorithm for Dense Matrix Multiplication (DMM).](image)

In conclusion, pre-fetching instructions that load successive entries of \( A_j \) and \( B_j \) are interleaved with instructions performing the rank-1 update. This allows to mask the latency of the caches with the computation time of the CPU.

**Choosing the kernel parameters.** Blocked matrix multiplication requires to determine a number of parameters \( n_c, m_c, k_c, n_r, m_r \) controlling how the matrices are gradually decomposed. These parameters can differ from one processor to another, since they are influenced by hardware features such as the cache size or the number of SIMD registers. Choosing the optimal parameters for a given CPU architecture is a research problem, tackled for example by Low et al. [40], which goes beyond the scope of this paper. Here, we want to list some general rules governing good choices for parameters. The micro-kernel is characterized by \( m_c, n_r, k_c \). The values of \( m_r \) and \( n_r \) should be large enough so that the computation masks the latency of the caches. However, it should also allow to leave space in the registers for the next entries of \( A_j \) and \( B_j \). \( k_c \) should be as large as possible, but must take into account the following constraints: 1) \( k_c n_r \) entries from \( B_j \) should fit the L1 cache 2) \( m_c k_c \) entries from \( A_j \) reside in the L2 cache. Moreover, cache replacement policies should also be taken into account. These policies control which data are kept and which are discarded from the levels of cache and may impact on the optimal macro-kernel values. A general solution is provided by Goto et al., who suggest choosing \( k_c \) so that \( B_j \) takes less than the half of the L1 cache [16].

Concerning the macro-kernel, we already discussed that the \( m_c k_c \) product should be as large as possible. One of the key insights of the Goto algorithm is to consider the role of the Translation Look-Aside Buffer (TLB) in choosing the macro-kernel parameters. To hide the limits of random-access memories capacity (RAM), modern computing architectures use virtual memory. With this mechanism, the memory (RAM and hard disk) is partitioned into pages and a table, called *page table*, keeps track whether a page is in memory or on disk. Scanning the page table entails additional overhead to check whether the requested page is on memory or disk. Hence, the TLB, which is smaller than the overall *page table*, keeps track of the most recently used pages: in case of a TLB *hit*, the translation is fast. On the other side, in case of a TLB *miss*, the complete *page table* is checked and the new entry is moved to the TLB. Actually, the TLB has the same role as the cache and the *hit/miss* dichotomy involves the same consequences. Thus, besides...
ensuring that $m_c k_c$ entries from $\tilde{A}_i$ fit the L2 cache, it is crucial that $\tilde{A}_i$, $n_c$ columns from $C_k$, and $n_r$ columns of $\tilde{B}_j$ are simultaneously addressable by the TLB, to avoid TLB misses during the block-panel multiplications of the macro-kernel. The only limit to the $n_c$ parameter is that $k_c n_c$ have to fit the L3 cache.

4.2 Dense Neural Forward Pass Time Predictor

In the previous section, we detail how Dense Matrix Multiplication is implemented on modern CPU architectures. We now show how the insights deriving from a deep understanding of matrix multiplication can be used to develop a time predictor for a Feed Forward Network (FFN) forward pass. We empirically demonstrate that even the highly engineered Goto algorithm suffers when dealing with edge matrix dimensions. Hence, we leverage this intuition to build a hybrid analytical-empirical model for predicting dense matrix multiplication. A FFN is composed of a stack of fully connected layers, where each neuron of layer $i$ is connected to all neurons of layer $i+1$. Each layer is composed of a weight matrix $W_i$, a bias vector $b_i$, and a non-linear activation function $\sigma_i(\cdot)$. Let $x_i$ be the input to the $i$-th layer, the forward pass of layer $i$ is described by:

$$x_{i+1} = \sigma_i(W_i^T x_i + b_i)$$

where $x_{i+1}$ represents the output of the $i$-th layer. Hence, forwarding through a FFN layer consists of: 1) multiplying the input with the weight matrix, 2) summing the bias, 3) applying a non-linear activation function, usually ReLU or its variants. The overall forward pass on a FFN of $d$ layers has a cost, in terms of execution time, given by:

$$T = t_m \cdot (f \cdot l_1 + \sum_{i=2}^d (l_{i-1} + l_i) + t_a \cdot \sum_{i=1}^d l_i + t_r \cdot \sum_{i=1}^d l_i)$$

$$\approx t_m \cdot (f \cdot l_1 + \sum_{i=2}^d (l_i \cdot l_{i-1} + l_i))$$

where $t_m$ is the normalized time per multiplication, $t_a$ is the time for addition, $t_r$ is the time to perform the ReLU operation on a single neuron. As reported in Equation 3 the time to perform matrix multiplication dominates the overall execution time, both in terms of number of operations and in terms of the complexity of the operation itself. We observe that $t_m$ can be inferred as:

$$t_m = \frac{1}{\text{GFLOPS}}$$

The theoretical peak of GFLOPs can be derived form the hardware specifications of the processor. However, real performance can be significantly different from the theoretical ones, especially when facing limit cases, such as narrow or wide matrices. To include these cases into our evaluation, we develop a prediction model to measure the performance of a specific neural networks architecture.

Among the different instantiations of the BLAS library, we choose oneDNN a C++ high-performance framework for deep learning primitives developed by Intel, used as backbone inference system by Pytorch, Tensorflow. With respect to the Math Kernel Library (MKL) by Intel, oneDNN guarantees the same performances while being open source. The oneDNN library adopts the following parameters for CPUs with AVX2 ISA enabled: $m_c = 10000$, $n_c = 384$, $k_c = 192$, while for the micro-kernel we have $m_r = 24$, $n_r = 4$. The macro-kernel parameters $m_c$, $n_c$, $k_c$ are selected to deal with very large matrices; for the sequential case, the library contains a mechanism to tailor smaller shapes. Let us call $m_c$, $n_c$, $k_c$ the parameters that the macro and micro kernels actually use. $m_c$ is chosen as:

$$m_c = \text{rnd\_up}(\min(\max(m, m_r), m_c), m_r)$$

where $\text{rnd\_up}(a, b)$ is a function which approximates $a$ as $a = n^*b$, with $n^* = \min\{n \mid nb \geq a\}$, i.e., to the subsequent multiple of $b$. This way, it is ensured that $m_c$ is larger than the micro-kernel parameter $m_r$ and that the default $m_c$ is not involved if $m \leq m_c$. By means of the $\text{rnd\_up}$ function, we ensure that $m_c \bmod m_r = 0$ to avoid undersized horizontal $\tilde{A}_i$ panels in the macro-kernel. Similar refinements are adopted to choose $n_c$ and $k_c$. Moreover, oneDNN triggers when the cost of packing the matrices into contiguous arrays surpasses the cost of multiplication. In this case, besides changing the macro-kernel parameters, it also performs a different routine that skips copying the matrices in cache-aware buffers.

In Section 4.1 we have described the optimization techniques beyond Dense Matrix Multiplication on modern CPUs. We also detail the tailored refinements implemented by the oneDNN library to deal with matrices where at least one dimension is small. We now show the performance of the oneDNN framework with differently shaped matrices, aiming at identifying a reliable $t_m$ for Equation 4. In these experiments, we multiply random matrices with different shapes to empirically analyze how the oneDNN library adapts to different matrix dimensions. We propose two different cases: 1) $m = k$, 2) $mk = c$, with $c$ as a constant integer. We run our tests on a 18-9900K processor, with AVX2 instructions, 3.6 GHz, max frequency 5.0 GHz. Each core has a 32 KiB L1 cache for data, 32 KiB L2 cache for instructions, both 8-way set associative, 256 KiB L2 cache 4-way set associative, and 2 MiB L3 cache, 16-way set associative. We report the results for single-thread execution. In our first experiment, we vary $m$ and $k$ in a fixed range and report the corresponding GFLOPs, with different values of $n$. Observe that $A$, of shape $m \times k$, represents the weight matrix $W$, $B$, of shape $k \times n$ represents the input matrix $x$, obtained by stacking $n$ input vector. We vary $m$, $k$ and $n$ to model real use-case scenarios: $m$ and $k$ correspond to the sizes of Feed Forward Network layers, while $n$, the batch size, is the number of documents we give in input to the neural network at a time. Results are reported in Figure 4 which shows that GFLOPs grow as the size of the matrices even with the aforementioned techniques tailored to edge cases. In Figure 5 we show the results of the reverse experiment: instead of gradually increasing both $m$ and $k$, we keep the size of $A$ constant (the $mk$ product is constant). The figure shows that small values of $m$ with large values of $k$ still afford high-performance (left side of the graph). On the other hand, small values of $k$ paired with larger
Fig. 4: Matrix Multiplication with oneDNN, as $m$ and $k$ grow.

Fig. 5: Matrix Multiplication with oneDNN, with the product $mk$ constant.

values of $m$ cause serious performance degradation. The variation of the GFLOPS with the matrix shapes suggests that a unique and size-independent $t_m$ is not reliable. As aforementioned, this evidence some limitations of the Goto algorithm when dealing with edge combinations of input dimensions. A correct analysis expresses $t_m$ as a function of the $m, n, k$ parameters, or in the case of the Feed Forward Network, as a function of the dimensions of the layers, i.e., $t_m = t_m(l_1, \ldots, l_d)$. Given the variability of the performance with input shapes, we shall empirically measure them. We can use Figure 4 and 5 to derive a lookup table that maps the matrix shapes to the corresponding GFLOPs. The previous graphs are synthesized in Figure 6, which shows an heatmap of the GLFOPs with different values of $m$ and $k$ and $n = 1000$.

We observe three performance zones, defined by horizontal stripes induced by partitioning the $k$ axis.

- $K \geq 512$: high-performance (130 GFLOPS)
- $128 \leq K \leq 512$: Medium performance (110 GFLOPS)
- $K \leq 128$: Low performance (90 GFLOPS)

For a network of size $\{1000, 500, 500, 100\}$, we can assume to be always in the high-performance region, except for the last layer. Observe that the last layer has a negligible impact on the overall forward time and we can ignore it.

Table 2 illustrates how the prediction model can substitute the experimental procedure of training and testing a model, turning out to be essential to reduce the architecture search space.

<table>
<thead>
<tr>
<th>Model</th>
<th>Scoring Time (µs/doc)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Real</td>
</tr>
<tr>
<td>$1000\times500\times500\times100$</td>
<td>14.4</td>
</tr>
<tr>
<td>$200\times100\times100\times50$</td>
<td>1.3</td>
</tr>
<tr>
<td>$300\times150\times150\times30$</td>
<td>2.0</td>
</tr>
<tr>
<td>$500\times100$</td>
<td>2.1</td>
</tr>
</tbody>
</table>

TABLE 2: Performance of our dense prediction model. Real execution times measured with batch size = 1000.

4.3 Sparse-Dense Matrix Multiplication

In this section, we study Sparse-Dense Matrix Multiplication (SDMM), a special case of matrix multiplication where the first matrix is sparse: we recall that sparsity is defined as the percentage of zero entries in a data structure, in this case, a matrix. First, we describe a common format to store sparse matrix, Compressed Sparse Row (CR). Then, we detail how SDMM is implemented on modern CPU processors.

**CSR Format.** A sparse matrix is completely identified by its non-zero values and their positions since all the others entries are zeros. This motivates the use of a different representation for sparse matrices w.r.t. to dense ones. The different representation aims at saving storage space and improving the performance of matrix multiplication. For this purpose, several formats have been developed: the most common are Compressed Sparse Row (CSR), Compressed Sparse Column (CSC), Coordinate List (COO). Among them, we analyze CSR, since it is usually supported by off-the-shelf libraries, both for storing and for matrix operators, such as multiplication and it naturally fits to Sparse-Dense Matrix Multiplication, as we will detail.
Let us consider a matrix $M \in \mathbb{R}^{m \times n}$ with $nnz$ non-zero elements. An example of the CSR representation is reported in Figure 7. It consists of three vectors: $values \in \mathbb{R}^{nnz}$, $columnIndex \in \mathbb{R}^{nnz}$, $rows \in \mathbb{R}^{m+1}$. The $values$ array stores the non-zero entries, and $columnIndex$ stores their column index in the original matrix, meaning that $columnIndex[i]$ stores the column index of $values[i]$. The $rows$ array is built so that $rows[i+1] - rows[i]$ is the number of non-zero entries for row $i$.

Sparse Dense Matrix Multiplication. Sparse Dense Matrix Multiplication or sparse Multi-vector multiplication (SDMM) has a large range of applications: fluid dynamics, graph analysis [33], non-negative matrix factorization [32], economic modeling, seismic simulations [5], and machine learning [51]. Pruning a neural network pre-trained model naturally induces the usage of SDMM in the forward pass of a Multi-Layer Perceptron, since it converges dense weights into sparse ones. Let us consider Equation 2 in the most general case $W$ represents the dense weight matrix. After pruning, $W$ is transformed into a sparse matrix $\hat{W}$, thus converting $W^T x$ into a Sparse Dense Matrix Multiplication.

Consider the operation $C = AB$, where $A \in \mathbb{R}^{m \times k}$ is a sparse matrix in the CSR representation with $nnz$ non-zero values, and $B \in \mathbb{R}^{k \times n}$, $C \in \mathbb{R}^{m \times n}$ are dense matrices. The mundane algorithm induced by $A$ being in CSR Format is reported in Algorithm 1. This format is suitable for row-wise access, allowing to consider exclusively the non-zero entries of the left-side matrix. The total number of floating-point operations is reduced from $2mnk$ to $2nnzN$ w.r.t. dense case, but the irregular access pattern induced by sparsity hinders the efficiency of the algorithm. To overcome this problem, a twofold strategy, as for the dense case, is applied: 1) proficient data access pattern, 2) optimization of the core operation (micro-kernel).

The most used library for sparse matrix multiplication is the Math Kernel Library (MKL) [57], which implements the sparse versions of third level BLAS routines. Since the library is closed and there are no details on how the multiplication is implemented, we refer to the implementation of the LIBXSMM [22], which is open-source. Later on in this section, we show that LIBXSMM actually outperforms MKL in the spectrum of shapes involved by our neural networks.

Sparse-Dense matrix multiplication with LIBXSMM. LIBXSMM [22] is a high-performance library specifically tailored for Intel architectures, specialized in small dense matrix multiplication, sparse matrix multiplication, and deep learning primitives in general. It is based on “Just in Time” (JIT) code specialization, which intends to exploit the runtime information about its operands. The sparse-dense routine was originally developed to solve seismic equations [5].

We now detail the sparse-dense matrix multiplication as implemented in the LIBXSMM library, with $A$ in CSR format. The dense matrix $B$ is converted into a three-dimensional tensor of shape $k \times N_b \times n_b$, as reported in Figure 8, so that $N = N_b \times n_b$. This means to factorize the $N$ dimension in two sub-dimension, in which one ($n_b$) is induced by the underlying hardware. The ideal value of $n_b$ in fact, coincides with the SIMD length of the processor, i.e., the number of different numbers that a SIMD vector can store. Using floating-point variables (32 bit) on a machine with AVX2 ISA (256 bit), the SIMD length is 8. This packing allows to multiply each non-zero element of $A$ with $nb$ values of $B$ at time, using just one vectorized instruction.

The problem of irregular accesses is tackled by hardwiring the loading of the elements of $A$ and $B$, so that only relevant elements are loaded. The data access pattern provides for multiplying each non-zero element of $A (a_{i,j})$ with the $j$-th rows of $B$ ($B_j$) and accumulate the results into the $i$-th row $C (C_i)$. The computation is carried on one row of $A$ at time. Figure 9 shows the sub-routine performed for each row $i$. Let us call the first non-zero element of

---

the current row $x$, in position $(i,j)$; we assume to have at least one non-zero entry, otherwise the row is skipped. $C_i$ is loaded into $N_b$ SIMD registers, each containing $n_b$ values. $x$ is broadcasted to a SIMD CPU register, i.e., $n_b$ consecutive copies of the $x$ vector are loaded into the register. We refer to this vector as $\pi$. $B_j$ is loaded as well and $C_i$ is updated as $C_i \leftarrow C_i + \pi B_j$; the update involves $N_b$ Fused Multiply Add (FMA) instructions $C_{i,k} \leftarrow C_{i,k} + \pi B_{j,k}$. Then, the routine moves to the next non-zero elements in the $i$-th row of $A$. Once all the non-zero elements have been multiplied, $C_i$ is stored in memory and the algorithm moves on to the next row of $A$.

LIBXSMM is equipped with a mechanism that interrupts the code generation if the number of instructions is too elevated. This can happen if the number of non-zero elements in $A$ or the $N$ dimension are too large. Since the $N$ dimension corresponds to the batch size in the neural forward, we are free to reduce it to overcome this limit. When necessary, we also split the $m \times k$ matrix along the $M$ dimension to generate a set of sub-matrices $A_S = \{A_1, \ldots, A_n\}$ of size $M/s \times k$. Each $A_i$ will have fewer non-zero entries, preventing code generation failure. The $C$ matrix is trivially obtained by multiplying each $A_i$ with $B$ separately and by stacking the results along the $M$ (vertical) axis:

\[
C = \begin{bmatrix}
A_1 B \\
A_2 B \\
\vdots \\
A_n B
\end{bmatrix}
\]

**LIBXSMM vs MKL.** As aforementioned, MKL is known to provide the fastest routine for sparse-dense matrix multiplication. We now show that LIBXSMM outperforms MKL on small, very sparse, and asymmetric matrices, which is the typology of matrices we employ in our MLPs for document scoring. In Table 3, we report the execution time of $C = AB$, with $A$ sparse in the CSR format and $B$ dense, both for MKL and LIBXSMM; on the $x$-axis is reported the shape $(m \times k)$ of $A$ and its sparsity. $B$ has shape $k \times n$, where $n$ is the batch size, set to 64. The matrices correspond to the first layer of real models trained on the MSN30K dataset [47], which provides 136 handcrafted features. The Table shows that LIBXSMM is always faster than MKL on these shapes, with a speedup factor often larger than 2x. This consideration, together with the availability of the code, has led us to pick the LIBXSMM library as the reference implementation.

<table>
<thead>
<tr>
<th>Shape</th>
<th>Sparsity</th>
<th>SDMM Time (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MKL</td>
<td>LIBXSMM</td>
<td></td>
</tr>
<tr>
<td>400×136</td>
<td>0.996</td>
<td>3.1</td>
</tr>
<tr>
<td>300×136</td>
<td>0.985</td>
<td>2.5</td>
</tr>
<tr>
<td>200×136</td>
<td>0.971</td>
<td>2.8</td>
</tr>
<tr>
<td>100×136</td>
<td>0.989</td>
<td>1.0</td>
</tr>
<tr>
<td>50×136</td>
<td>0.968</td>
<td>0.7</td>
</tr>
</tbody>
</table>

TABLE 3: Comparison between MKL and LIBXSMM for Sparse-Dense Matrix Multiplication (SDMM). Shapes and sparsities represent the first layer of FFNs trained on MSN30K. Batch size is set to 64.

**4.4 Sparse Time Predictor.** In this section, we illustrate the development of a Sparse-Dense matrix multiplication time predictor, specularly for what we have done for the dense case. As detailed in Section 4.3, the algorithm provides for iterating over the rows of $A$ with at least one non-zero entry. We start by analyzing the time cost of multiplying the $i$-th row of $A$ with $B$, which is given by the sum of the cost of the following operations.

1) Loading $N_b$ vectorized elements from $C$ (each one of size $n_b$).
2) Loading each non-zero element in $A_i$. Since the non-zero values of $A$ are stored contiguously in $A.values$, this operation benefits from cache memory.
3) Loading $N_b$ vectorized elements of $B$ (of size $n_b$) for each non zero element of $A$.
4) Updating $C_i \leftarrow C_i + x \cdot B_j$, for each $x \neq 0$ in $A_i$.
5) Storing $N_b$ vectorized elements of $C$ (each one of size $n_b$).

Let us define $a_c$ as the set of active columns in $A$, namely the set of columns containing at least one non-zero element, and $a_r$ the set of active rows in $A$. Let us also define $L_c$ as the cost to load and store $N_b$ elements of $C$, $L_a$ the cost of loading one element of $A$ and updating $C_j$ with $N_b$ FMA instructions, and $L_b$ the cost of loading $N_b$ elements of $B$. When generalizing the previous costs to the entire matrices, we have to take into account the effects of caching. While $A$ and $C$ are loaded just once, $B$ elements can be loaded multiple times; whether they benefit or not from the caching mechanism depends on the access pattern induced by the non-zero entries of $A$. For example, if $x$ in position $(i,j)$ is a non-zero element, $B_j$ needs to be loaded into the registers from the main memory and the cache will also retain a copy of $B_j$. Assume that in a successive row of $A$ exists an element $x' \neq 0$ on the same column of $x$, i.e. in position $(g,j)$, with arbitrary $g$. When performing $C_g \leftarrow C_g + x' B_j$, $B_j$ already resides in the cache: since loading elements from the cache is way much faster than loading them from memory, the cost of re-loading $B_j$ can be considered negligible. Assuming that once a row of $B$ is loaded into the cache it remains there until the end of the operation, we pay the cost of loading a row $B_j$ just the first
time that this row is loaded. At the same time, if there are any inactive rows, they are never used in the multiplication routine. Since the number of active rows in \( B \) is equal to the number of active columns of \( A \), the cost of loading \( B \) can be approximated with \( L_b |a_c| \), with \( |a_c| \) representing the number of active columns in \( A \).

The overall cost of SFMM with the LIBXSMM is given by:

\[
T = |a_r| \times L_c + nnz \times L_a + |a_c| \times L_b
\]

(5)

With an accurate estimation of \( L_a, L_b, \) and \( L_c \), we can predict the execution time of a sparse-dense matrix multiplication just from the structure of the sparse matrix. Note that this structure is known \textit{a priori}, being the sparse matrices the pruned weights of the neural model. We begin by observing that \( L_a \) and \( L_c \) both describe memory operations, with the difference that \( L_c \) measures both data reading and writing, while \( L_b \) refers to data reading. We empirically verify that both the operations have the same time cost, i.e., \( L_c = 2L_b \).

We now infer the coefficients \( L_a, L_b, L_c \), starting from \( L_b \). We cannot measure with a timer the cost of the elementary operations we have divided the LIBXSMM SPMM routine in, but we can empirically compute them by difference.

Let us consider two different sparse matrices \( A_r \) and \( A_{rd} \) with the same shape \( m \times k \) and the same number of non-zero entries (\( nnz \)). \( A_r \) has the non-zero values disposed on the same column \( j^* \), i.e., is a matrix where \( a_{i,j} = 0 \) if \( j \neq j^* \). \( A_{rd} \) is a sparse matrix that has single non-zero entry for each row and each column, i.e., \( \sum_{i=0}^{m-1} a_{i,j} = 1, \forall j = 0, \ldots, m-1 \) and \( \sum_{j=0}^{k-1} a_{i,j} = 1, \forall i = 0, \ldots, k-1 \). The cost of multiplying \( A_r \) and \( A_{rd} \) with a dense matrix is given by:

\[
T(A_r) = m \times L_c + nnz \times L_a + 1 \times L_b \\
T(A_{rd}) = m \times L_c + nnz \times L_a + k \times L_b
\]

so,

\[
T(A_{rd}) - T(A_r) = (k - 1) \times L_b
\]

We can experimentally measure \( T(A_{rd}) \) and \( T(A_r) \) and use them to compute \( L_b \), since \( k \) is known.

To derive \( L_a \), we use the same \( A_r \) as before and a second matrix \( A_{2c} \), having \( 2 \times nnz \) non-zero entries, organized along two columns. The cost for multiplying \( A_{2c} \) with a dense matrix is given by

\[
T(A_{2c}) = m \times L_c + 2 \times nnz \times L_a + 2 \times L_b
\]

Since \( L_b \) can be derived using the previous expression, we can subtract \( T(A_{2c}) \) and \( A_r \) and obtain \( L_a \) as:

\[
L_a = (T(A_{2c}) - T(A_r)) / nnz - L_b
\]

We aim to compute size-agnostic \( L_a, L_b, \) and \( L_c \). We set \( M = K \) and vary them in \{200, 300, 400, 500\} and we experiment \( N \) \in \{16, 32, 64\}. \( L_b, L_c \), and \( L_c \) depends on \( N \) (and so do \( L_c \), which is computed doubling \( L_b \)) so we normalize dividing by \( N \). We observe that when \( N \geq 128 \), the value obtained for \( L_a, L_b, \) and \( L_c \) diverge w.r.t. to smaller batch size. In fact, larger \( N \) values (\( N \geq 128 \)) break the hypothesis of \( B \) residing inside the cache during the whole multiplication, which is a fundamental assumption of our time predictor. The definitive time predictor parameters are computed as an average of their value obtained with different shape configurations. We demonstrate the validity of our sparse predictor in Table 4 where we report the predicted and the real execution time needed to multiply the weights of the first layer of several neural models with a random input. We restrain our experiments to the sparsity range obtained with pruning on our neural architectures. As we will detail later, at these sparsity levels the time required for SDMM is negligible w.r.t. to its dense counterpart. We also evidence that our time predictor is specific to matrix multiplication, hence can be essentially applied to fully-connected layers. Convolution or attention-based architectures have different properties that require a specific investigation. We leave these analyses for future works.

As we can see, the predictor is capable of correctly estimating the execution time of different models at high levels of sparsity, with a small error. Specifically, the predictor can fruitfully distinguish between matrix with the same shape but with different sparsity percentages; two examples are the 200 \times 136 and the 100 \times 136 instances in Table 4. First, we observe that with sparsity percentage in the order of 1\%, SDMM execution times can vary up to 30\%. Second, the time predictor correctly reflects this peculiarity, thanks to the deep understanding of the routine details that stands behind its development.

### Table 4: Some examples of our sparse time predictor with different values of \( N \).

<table>
<thead>
<tr>
<th>Shape</th>
<th>Sparsity</th>
<th>SDMM Time (( \mu s ))</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>( N = 16 )</td>
<td>( N = 32 )</td>
</tr>
<tr>
<td></td>
<td>Real</td>
<td>Pred.</td>
</tr>
<tr>
<td>200 \times 136</td>
<td>0.995</td>
<td>0.2</td>
</tr>
<tr>
<td>300 \times 136</td>
<td>0.986</td>
<td>0.4</td>
</tr>
<tr>
<td>500 \times 136</td>
<td>0.987</td>
<td>0.1</td>
</tr>
</tbody>
</table>

### 5 Neural Engineering

In Section 1, we claim that ensembles of regression trees consistently outperform, both in terms of effectiveness and efficiency, NNs trained with the method proposed by Cohen et al. [12], when documents are scored on CPU. In this section, we break down a methodology used to create efficient neural models for ranking that can compete with ensembles of tree-based ones.

#### 5.1 Approximation of an Ensembles of Trees

We employ the methodology proposed by Cohen et al. [12] to train neural models that approximate the scores of an ensemble of regression trees. This approach is effective since we use a powerful model, \textit{i.e.}, an ensemble of regression trees, and a profitable learning strategy, \textit{i.e.}, a \textit{listwise} approach, to extrinsic the structure of the actual underlying probability distribution. This facilitates the learning process.
of a simpler model, i.e., a shallow neural network. The idea is inherited from a deep learning compression technique named Knowledge Distillation [3, 6, 23] in which a small, production-oriented, network (student) is trained to mimic the output of a large and effective network (teacher).

To fully leverage the benefits of this technique, we train an ensemble of regression trees with the best performance on a validation set without taking into account its efficiency. Then, we use its scores as ground truth in a distillation process that trains our neural models. In Table 5 we report the validity of this approach using the MSN30K dataset [47], a widely adopted LR dataset composed of more than 30,000 queries, with about 120 documents per query, where each document is a vector of 136 features. We adopt the NDCG@10 as quality metric. First, we observe the difference in terms of ranking precision between: 1) a model trained with the number of trees and leaves [13], [41]. Hence, a 256-leaves model is more than 4x slower than a 64-leaves one with the same number of trees. In fact, given that the scoring time per document of 64-leaves models is 8.2µs, a 256-leaves one takes at least 33µs to be traversed with QuickScorer. This means that, when pursuing a trade-off between effectiveness and efficiency, the best solution is the ensemble of 878 trees with 64 leaves, due to the linear dependency of the scoring time with respect to the number of leaves.

Furthermore, we report the results when using two tree-based models as teachers for two different neural networks. Our experiments clearly show the positive effects of approximating a more effective teacher (Table 5). In fact, thanks to the teacher upgrade, the 1000 × 500 × 500 × 100 can provide the same ranking precision as the 64-leaves tree-based model. Observe that the student is teacher-agnostic: the architecture of the network is independent w.r.t. the tree-based model which is approximating, and so is the time to perform the forward pass. In conclusion, distilling from a more effective teacher bridges the gap between neural models and ensemble of regression trees in terms of effectiveness. Nevertheless, a margin still exists between the two families of models in terms of efficiency. In the following sections, we will show how to tackle this aspect.

5.2 Design of a Neural Model

In this section, we present our novel methodology to design efficient neural models for ranking. We leverage the insights gained in studying dense and sparse matrix multiplication to show how to make correct architectural choices, thus training a very limited set of candidate models. We provide an empirical evaluation to show the correctness of our assumptions. Experiments are conducted on the MSN30K dataset [47], as in Section 5.1. We first show how to develop dense models matching some given time requirements. Then, we employ pruning techniques to sparsify these models and outperform ensembles of regression trees.

<table>
<thead>
<tr>
<th>Model Teacher</th>
<th>NDCG@10</th>
</tr>
</thead>
<tbody>
<tr>
<td>878 trees, 64 leaves /</td>
<td>0.5246</td>
</tr>
<tr>
<td>600 trees, 256 leaves /</td>
<td>↑ 0.5291</td>
</tr>
<tr>
<td>500×100 878 trees, 64 leaves</td>
<td>0.5180</td>
</tr>
<tr>
<td>600 trees, 256 leaves</td>
<td>↑ 0.5198</td>
</tr>
<tr>
<td>100×500×500×100 878 trees, 64 leaves</td>
<td>0.5208</td>
</tr>
<tr>
<td>600 trees, 256 leaves</td>
<td>↑ 0.5243</td>
</tr>
</tbody>
</table>

Table 5: Comparison in terms of NDCG@10 among Neural Networks on MSN30K, when trained to approximate different teachers. ↑ indicates statistically significant improvement (Fisher’s randomization test, p < 0.05).

Architectural design. Our approach begins by choosing the dense architectures matching some given time constraints. For the sake of simplicity, we will assume to have two tree-based models to compete with, a 300-trees ensemble and a 500-trees ensemble, each one with 64 leaves per tree. Their NDCG@10 and their scoring time (µs) are reported in Table 5. By using the time predictor developed in Section 4.2, the identification of the architectures matching the time requirements is now an easier task. We build a heatmap as in Figure 5 and then use it to predict the execution time of the architecture, without the need of testing its performance on real hardware. This allows to discard models that do not match the desired latency constraints. As reported in Table 5 there can be several models fitting the time budget. In our case, we propose 2, 3, 4 layers NNs. We train the chosen models and compare their NDCG@10. Deep networks (more layers) afford better performance w.r.t. wide ones (more neurons per layer), coherently with the evolution of neural models witnessed in the last decade. The reason is that deep networks are generally capable of extracting higher levels features thus creating more complex representation of the input. The higher representations are built on simpler ones, generating a nested hierarchy of concepts which allows to improve the understanding and the learning from the data [15]. We empirically verify that 5-layers models matching the time constraints do not offer advantages with respect to 4-layers ones, showing that 4-layer networks are expressive enough for the ranking task. Dense networks offer performance close to the tree-based model but do not really guarantee advantages neither in terms of effectiveness or efficiency, as shown in Table 6.

Sensitivity analysis and pruning. In our experiments, dense models do not reach the performance of ensembles of regression trees scored with QuickScorer. We now address the problem by leveraging the advantages brought by model compression, in particular by network pruning [17], [19], a technique that deeply sparsifies a neural model without incurring in performance degradation. Let us consider the time budget of 3µs: we devise a model which exceeds the time budget but affords an NDCG@10 close the 300 trees model. By mean of pruning, we can move to the sparse domain and benefit of fast Sparse Dense Matrix Multiplication routines (SDMM). As example model, we
Pruning techniques were originally developed to reduce the size of pre-trained models [17], [19]. Despite, in our context we aim at speeding up the forward pass without incurring in performance degradation. This induces us to consider each layer’s relative impact on the inference step before applying a pruning technique. In Table 7, we report a breakdown of the execution times among different layers in different architectures. Observe that the most time-consuming layer is always the first one, even if the largest matrix is the one storing the second layer weights, as for the 400 × 200 × 200 × 100 network. Applying bias and ReLU6, in fact, causes the output matrix of the first layer to be brought into the cache, where it resides there during the computation of the second layer. Observe also that it is sufficient to reduce the execution time of one of the first two layers to match the time budget of 3 μs. By using our sparse time predictor we can infer the required sparsity to obtain a given speedup. In Figure 11, we draw the sparsity-speedup curve for some matrices, representing the first layers of different architectures. Even if the dense first layer usually has a major impact on the overall execution time, the quadratic growth of the sparse speedup in the selected range annihilates its contribution after the sparsification. For example, in the 400 × 200 × 200 × 100 architecture, the impact of the first layer in the dense version is about 35%, while at 95% of sparsity, the estimated speedup using sparse multiplication is 10×, meaning that the first layer after pruning becomes the second less time-consuming layer after fc5.

**Fig. 10: Static and Dynamic Sensitivity Analysis for a 400 × 200 × 200 × 100 network on the MSN30K dataset.**

### TABLE 7: Breakdown of the relative execution time among different layers for different neural models.

<table>
<thead>
<tr>
<th>Model</th>
<th>Relative Execution Time per Layer (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1st</td>
</tr>
<tr>
<td>400 × 200 × 200 × 100</td>
<td>35</td>
</tr>
<tr>
<td>100 × 50 × 50 × 10</td>
<td>60</td>
</tr>
<tr>
<td>200 × 100 × 100 × 50</td>
<td>45</td>
</tr>
</tbody>
</table>

**TABLE 6: Comparison in terms of Scoring Time between QuickScorer and Neural Networks on MSN30K.** The notation “QuickScorer x, y” indicates that x is the number of trees, and y the number of leaves per tree.

<table>
<thead>
<tr>
<th>Model</th>
<th>Scoring Time (μs/doc)</th>
<th>NDCG@10</th>
</tr>
</thead>
<tbody>
<tr>
<td>QuickScorer 300, 64</td>
<td>3.0</td>
<td>0.5230</td>
</tr>
<tr>
<td>500 × 100</td>
<td>2.2</td>
<td>0.5196</td>
</tr>
<tr>
<td>300 × 200 × 100</td>
<td>2.4</td>
<td>0.5209</td>
</tr>
<tr>
<td>300 × 150 × 150 × 30</td>
<td>2.2</td>
<td>0.5207</td>
</tr>
<tr>
<td>QuickScorer 500, 64</td>
<td>4.9</td>
<td>0.5240</td>
</tr>
<tr>
<td>1000 × 200</td>
<td>5.5</td>
<td>0.5150</td>
</tr>
<tr>
<td>600 × 300 × 100</td>
<td>5.6</td>
<td>0.5203</td>
</tr>
<tr>
<td>500 × 250 × 250 × 100</td>
<td>5.4</td>
<td>0.5218</td>
</tr>
</tbody>
</table>
layer, we develop our early-layers efficiency-oriented pruning. We apply the threshold-based magnitude pruning using the Distiller framework \[64\], a deep learning compression framework developed by Intel. This pruning technique generally offers more flexibility and better performance with respect to level pruning. We prune only the first layer in an aggressive fashion and we fine-tune its surviving entries and all the weights of the other layers. In our final model, the first layer is 98.7% sparse, meaning that there are about 7% surviving non-zero weights in the first layer, out of 54400 (400 \times 136) in the dense matrix. We use our sparse time predictor to compute the execution time. The speedup obtained with this sparsity ratio on the multiplication of \(x\). This means that the impact of the first layer, which previously amounted to about the 35%, is negligible. In Table 8, we report the comparison between tree-based models and neural models. While the dense model did not offer any advantages with respect to the tree-based models, the hybrid model - first layer sparse, other layers dense - is both the fastest and the most accurate model. For example, at the same NDCG@10 value, it is 3.2x faster than the 878-trees model.

### 6 Experiments

In this section, we provide an extensive evaluation of our methodology to design, train and sparsify neural models for the document scoring task. In particular, we compare them against tree-based models at different points of the efficiency-effectiveness trade-off. Throughout this article, we have used the MSN30K dataset as use case. We now complement our evaluation with the Istella-S dataset \[13\]. First, we present the experimental setup. Then, we report our experimental results and we show that neural models obtained with our technique can outperform ensembles of trees. To ease the reproducibility of the results presented in this article, code and trained models have been made publicly available\[7\].

#### 6.1 Experimental Setup

We perform our experiments on two datasets: Istella-S and MSN30K. The Istella-S dataset \[13\] consists of a collection of 33,018 queries with an average of 103 documents per query. Each document-query pair is represented by 220 features. The MSN30K (Fold 1) dataset, which we already introduced, is composed by more than 30,000 queries, with about 120 documents per query and 136 features per document-query pair. In both the dataset, document-query pairs are labeled with 5-graded relevance judgments ranging from 0 (irrelevant) to 4 (perfectly relevant). Both datasets are split in train-validation-test according to a 60%-20%-20% criterion.

**LambdaMART models.** We employ the LightGBM framework \[31\] to train ensembles of regression trees using the LambdaMART algorithm. For each training, we perform hyper-parameter tuning using the HyperOpt library \[4\]. In particular, we determine the optimal combination of the following set of hyper-parameters: learning rate, max depth, min_sum_hessian_in_leaf, min_data_in_leaf. To avoid overfitting, we apply an early stopping criterion on the validation loss every 100 trees. We train 64-leaves model as target model to compare against neural networks and 256-leaves models to use as teachers. The latter models offer higher retrieval performance while being 4x slower, which is not suitable for the use in latency-bounded applications. We score the LambdaMART models using a C++ implementation of QuickScorer that exploits instruction-level parallelism by using AVX2 instructions \[35\].

**Neural Networks.** We train neural models (students) to approximate the scores of top-performing regression forest (teacher), accordingly to the knowledge distillation \[3\] paradigm, detailed in Section 5.1. Models are trained using Pytorch \[45\], adopting the same strategy for randomly generating training data of Cohen et al. \[12\]. We employ RELU6 as activation function after every linear layer, except for the last one, where \(\text{RELU6}(x) = \min(\max(x, 0), 6)\). We use the Distiller \[64\] framework to prune the neural networks. Both in training and pruning, we employ Adam \[33\] as optimizer, with learning rate 0.001 and no weight decay. Table 9 summarizes the other training and pruning hyper-parameters, which are dataset-dependent. \(E_t\) represents the learning rate.

![Matrix multiplication speedup at various levels of sparsity estimated with our sparse time predictor. We assume the number of active columns/rows to be equal to the total number of columns/rows (worst-case scenario).](image)
number of training epochs. The pruning phase is composed of $E_p$ epochs of pruning/fine-tuning and of $E_{ft}$ epochs of only fine-tuning, as done by Han et al. [19]. Both for training and pruning, we scale the learning rate by multiplying it by $\gamma$ at the epochs specified by $\gamma_{step}$. Dropout, if employed (see Table 9), is applied only after the first layer. When training and pruning the neural models, we always distill from the most effective ensemble of regression trees for the current dataset. On MSN30K, it is a model with 600 trees and 256 leaves per tree, reaching 0.5291 of NDCG@10, while on Istella-S it is a forest with 2500 trees with 256 leaves per tree, reaching 0.7821 of NDCG@10. The neural forward pass is implemented in C++. We use the `dnnl_sgemm` routine from the OneDNN framework for dense matrix multiplication and the LIBXSMM [22] C++ library for sparse-dense matrix multiplication (after pruning).

![Table 9: Training and pruning parameters employed for neural networks on MSN30K and Istella-S.](image)

**Experimental Methodology.** We experimentally evaluate the performance of neural networks and ensemble of regression trees on two different experimental scenarios:

- **High-Quality Retrieval:** this scenario covers use cases where high-precision retrieval is required, even at the price of a larger scoring time. We impose a constraint on the retrieval quality to our models, specified by a threshold on the ranking metric. As threshold, we choose the 99% of the retrieval quality of the top performing tree-based competitor on each dataset.

- **Low-Latency Retrieval:** this scenario is orthogonal to the previous one as it focuses on the efficiency of the retrieval process. We specify a maximum per-document scoring time and we select only the models that can match it. For both datasets, we set the maximum per-document scoring time to be 0.5 $\mu$s.

We perform the comparison between neural models and ensemble of regression trees by considering one scenario at a time. For each dataset, we consider the Pareto frontier of ensembles of tree-based models respecting the constraint of the considered scenario (green lines in Figures 12, 13). By doing so, we train several tree-based competitors at different efficiency-effectiveness trade-offs. We then apply our technique and we show that neural networks can outperform ensembles of regression trees. We employ our time predictors to train and prune only neural network models that fit the time budget constrained by the ensembles of tree-based models considered. We recall that our methodology allows to train a neural model and to prune its first layer. In fact, in Section 5 we demonstrate that the first layer has a prominent impact on the overall execution time. By zeroing out at least 95% of the parameters, its impact becomes negligible (Figure 11). Furthermore, the sparsification of the first layer has a positive effect on the generalization capabilities of the model as it act as a regularizer. Then, we forecast the overall execution time by subtracting the contribution of the dense first layer from the overall execution time. Both times can be estimated with our dense predictor with no computational effort.

**Experimental Platform.** All the inference algorithms are compiled with GCC 9.2.1 with the `-O3` compiler option. Scoring times are measured on a Intel i9-9900K CPU clocked at 3.5 GHz, with AVX2 instructions, with a L1-cache of 256KiB, a L2-cache of 2 MiB, and a L3-cache of 16MiB. All the scoring experiments have been performed in single-thread execution.

### 6.2 Results

**High-Quality Retrieval.** The first scenario of our comparison involves models delivering high-quality ranking. As previously detailed, we consider a model (both neural and tree-based) to be in the high-quality ranking region if its NDCG@10 is at least the 99% of the top-quality tree model with 64 leaves. By following the experimental methodology described above, we first construct the Pareto frontier for the ensemble of regression trees (green line in Figure 12). We then move to the design of the neural network models. We can estimate the execution time of a neural model whose first layer is sparse with our time predictors. In particular, in Table 10 we report the estimated execution time for the dense architecture, the relative impact of the first layer on the overall execution time, and the predicted execution time after pruning the first layer. We always assume the sparsity of the first layer in the final model to be above 95%, so that its impact on the overall execution time is negligible. Our experiments show that this level of sparsity does not hamper the ranking capability of the model. Observe that our time predictors permit to locate a neural model on the $y$-axis of the effectiveness-efficiency plot without any computational effort, analytically computing it given the architectures of network. Once we have designed our models to compete with the tree-based ones, we train and prune them, according to the methodology listed in Section 6.3.
Figure 12 illustrates the comparison on a effectiveness-efficiency plot between neural models and ensemble of regression trees scored with QuickScorer. On the x-axis we report the NDCG@10 on the test set, and on the y-axis the scoring time per document in $\mu$s. First, we observe that the predicted times reported in Table 11 coincide with real scoring time, confirming the precision of our theoretical approach. Hence, our methodology allows to train exclusively the required architectures. Secondly, neural models can outperform tree-based models in scoring documents, both in terms of effectiveness and efficiency. The neural Pareto-optimality, reported in blue in Figure 12, lies below the tree-based one (in green), either on the MSN30K dataset and on Istella-S. On the MSN30K dataset, for example, the $300 \times 200 \times 100$ architecture is 4.4x faster than the 878-trees model and it also provides a higher retrieval quality. Furthermore, the $200 \times 50 \times 50 \times 25$ architecture is the fastest model respecting the quality constraint on this dataset. The same consideration holds for Istella-S, where the fastest model respecting the imposed quality constraint is a neural network ($400 \times 200 \times 200 \times 100$). On this dataset, neural models still outperform ensemble of regression trees on a large portion of the selected effectiveness-efficiency space, even if tree-based model deliver a slightly superior performance in the top performing region. This leaves space for research work to further improve the quality of this approximation.

**Low-Latency Retrieval.** We now compare neural models and ensemble of regression trees on a low-latency retrieval setting, i.e., a scenario requiring the scoring time to be lower than 0.5$\mu$s per document. The Pareto Optimality curve for the ensemble of regression trees is drawn in green in Figure 13. We use this plot to identify the latency constraints for our neural networks. Our proposed methodology permits to precisely estimate the execution time of a model, before carrying out the costly training-pruning phase. In Table 11 we demonstrate the usage of our methodology. As we did for the high-quality retrieval use case (Table 10), we report the predicted execution time for the dense architecture, the relative impact of the first layer and the predicted time after sparsification. We still consider the impact of the first layer to be negligible.

Figure 13 illustrates the comparison between neural model and ensemble of regression trees when dealing with low-latency constraints. Even in this case, our methodology permits to create neural networks that outperform ensembles of regression trees. On the MSN30K dataset, neural models dominate over tree-based models, as happened for the high-quality use case. In fact, the Pareto frontier of neural models (in blue) always lies below the tree-based one, confirming the superiority of our technique on this dataset (left side of Figure 13). In particular, the $200 \times 50 \times 50 \times 25$ architecture is 3x faster than the regression forest with 300 trees and 32 leaves, while being also more precise in terms of NDCG@10. On the Istella-S dataset (right side of Figure 13) the performance of our neural models can be considered on par with tree-based models. In fact, the two Pareto frontiers intersect in this portion of the efficiency-effectiveness trade-off. Despite that, neural networks still provide the most effective model respecting the time requirement ($200 \times 75 \times 75 \times 25$). This dataset confirms to be troublesome for neural models, as witnessed in the high-quality retrieval scenario.

### 7 Conclusions and Future Work

In this paper, we presented an effective and efficient methodology to design neural networks for document scoring in a modern information retrieval system. The neural models we take into account are trained to approximate the scores of an ensemble of regression trees. By leveraging a combination of high-performance dense-dense, sparse-dense matrix multiplication, and element-wise pruning, the neural models can compete with the original models. Thus,

<table>
<thead>
<tr>
<th>Dataset</th>
<th>Model</th>
<th>Sc. Time (µs/doc)</th>
<th>1st layer impact (%)</th>
<th>Predicted Pruned Sc. Time (µs/doc)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSN30K</td>
<td>300 $\times$ 200 $\times$ 100</td>
<td>2.4</td>
<td>30</td>
<td>1.7</td>
</tr>
<tr>
<td></td>
<td>200 $\times$ 100 $\times$ 100</td>
<td>1.3</td>
<td>39</td>
<td>0.8</td>
</tr>
<tr>
<td></td>
<td>200 $\times$ 50 $\times$ 25</td>
<td>0.9</td>
<td>58</td>
<td>0.4</td>
</tr>
<tr>
<td>Istella-S</td>
<td>800 $\times$ 400 $\times$ 200</td>
<td>11.9</td>
<td>23</td>
<td>9.1</td>
</tr>
<tr>
<td></td>
<td>800 $\times$ 200 $\times$ 100</td>
<td>6.5</td>
<td>41</td>
<td>3.8</td>
</tr>
<tr>
<td></td>
<td>300 $\times$ 200 $\times$ 100</td>
<td>2.8</td>
<td>41</td>
<td>1.6</td>
</tr>
</tbody>
</table>

**TABLE 10:** Prediction of model scoring time (Sc. Time) when pruning the first layer, in High Quality Retrieval.

<table>
<thead>
<tr>
<th>Dataset</th>
<th>Model</th>
<th>Sc. Time (µs/doc)</th>
<th>1st layer impact (%)</th>
<th>Predicted Pruned Sc. Time (µs/doc)</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSN30K</td>
<td>100 $\times$ 50 $\times$ 25</td>
<td>0.6</td>
<td>56</td>
<td>0.3</td>
</tr>
<tr>
<td></td>
<td>100 $\times$ 25 $\times$ 10</td>
<td>0.5</td>
<td>71</td>
<td>0.2</td>
</tr>
<tr>
<td></td>
<td>50 $\times$ 25 $\times$ 10</td>
<td>0.3</td>
<td>65</td>
<td>0.1</td>
</tr>
<tr>
<td>Istella-S</td>
<td>200 $\times$ 75 $\times$ 75</td>
<td>1.6</td>
<td>61</td>
<td>0.6</td>
</tr>
<tr>
<td></td>
<td>100 $\times$ 75 $\times$ 10</td>
<td>0.9</td>
<td>55</td>
<td>0.4</td>
</tr>
<tr>
<td></td>
<td>100 $\times$ 50 $\times$ 10</td>
<td>0.8</td>
<td>67</td>
<td>0.3</td>
</tr>
</tbody>
</table>

**TABLE 11:** Prediction of model scoring time (Sc. Time) when pruning the first layer, in Low-Latency Retrieval.
our methodology is effective. By developing time predictors based on an accurate study of how these operations are implemented on modern processors, we are capable to precisely estimate the execution time of a given architecture by knowing the shape and the sparsity level of each layer. This allows to train only a limited number of models, the ones matching the time requirements given by the specific context. Our methodology is thus efficient. Besides presenting our method, throughout the paper emerges a comparison between ensembles of regression trees and NNs on the document scoring task, tested on the MSN30K and Istella-S datasets. In our experiments, neural networks are not capable of reaching the accuracy of their teacher, hence tree-based methods are superior in top-quality retrieval scenarios. At any other level of the efficiency-effectiveness trade-off, neural models designed and trained with our approach can always outscore or at least compete with ensembles of regression trees.

As future work, we intend to apply different compression methods such as quantization or early exiting to further improve the efficiency of our neural models. Moreover, we plan to extend our comparison between neural networks and ensemble of regression trees to other computational engines, such as General-Purpose Graphic Processing Unit (GPU) or Field Programmable Gate Array (FPGA). We also aim at improving the training by distillation procedure of neural models, in order to bridge the effectiveness gap with ensembles of regression trees.

Acknowledgements. This paper is partially supported by the “Algorithms, Data Structures and Combinatorics for Machine Learning” (MIUR-PRIN 2017) and the OK-INSAID (MIUR-PON 2018, grant agreement ARS01_00917) projects.

References


Franco Maria Nardini is a senior researcher with the National Research Council of Italy. His research interests focus on web information retrieval and machine learning. He authored more than 70 papers in peer-reviewed international journal and conferences. He received the Best Paper Award at ACM SIGIR 2015 and the Best Demo Paper Award at ECIR 2014. For more information: [http://hpcisti.cnr.it/~nardini]

Cosimo Rulli is a Ph.D student at the University of Pisa and a researcher with the National Research Council of Italy. He received the Master Degree from the University of Florence in 2019, with a thesis on deep neural network compression with knowledge distillation and pruning. His research interests focus on deep learning, model compression, and information retrieval.

Salvatore Trani is a researcher with the National Research Council of Italy. He received his PhD in Computer Science from the University of Pisa in 2017. His main research interests ranges from Information Retrieval to Web Mining and Machine Learning. He authored more than 15 papers on these topics, published in peer reviewed international journals and conferences.

Rossano Venturini is an associate professor at the Computer Science Department, University of Pisa. His research interests include the design and the analysis of algorithms and data structures with focus on indexing and searching large textual collections. He received two Best Paper Awards at ACM SIGIR in 2014 and 2015. For more information: [http://pages.di.unipi.it/rossano]