### CAMAD – june 2006 - Trento

Modeling technique and a simulation tool for analysis of clock synchronization in communication networks

M. Bueva, L. Schelovanov

St. Petersburg State University of Telecommunications, Russia

G. Antonova

General Electric Inc., Canada

A. Ciuffoletti

Università di Pisa, Italy

# **Clock Synchronization**

- Clock synchronization is introduced as a tool to control the coordination of complex systems
- Many common use network applications and protocols depend on a sufficiently accurate synchronization (e.g. NFS)
- Electromechanical devices and robots need a common time reference
- Communication networks require frequency synchronization to control number of slips

## Standardization efforts

- For Telecom synchronization requirements are specified by ITU-T G.810-824, ETSI EN 300 421 and other standards
- The NTP is the most successful clock synchronization protocol (accuracy with current network technology worse than 1msec)
- The IEEE 1588 is an emerging standard that targets advanced telecom environments, industrial automation, robotics, military and other environments, with accuracies below 1µsec.

## Master-Slave architecture

- General reference architecture distinguishes Master and Slave clocks
- Each Master can feed one or more Slaves with a reference clock signal
- Such clock signal can be in the form of timestamped messages, T1/E1 or SONET/SDH line rate signals
- One Slave can accept input from several Masters, in order to improve accuracy and robustness

## **Clock synchronization issues**

- The performance of the transmission line carrying the clock signal is variable
- The Master Clock is characterized by a bounded stability and internal phase noise
- The Clock Control device inside the Slave is characterized by a bounded stability and noise
- Standard performance criterion for Telecom:
  - Maximum Time Interval Error (MTIE)
  - Relative Time Interval Error (RTIE)
  - Time Deviation (TDEV)

# Simulation and Analysis

- The dynamics of a system composed of interconnected masters and slaves are quite complex
- A simulation tool helps to anticipate their behavior in order to evaluate design options
- Building blocks:
  - Slave Clock model
  - Master Clock model
  - Synchronization Link model
  - Connectivity matrix

# Model block diagram



- Clock deviations are transferred among boxes
- M boxes represent links
- W boxes represent PLL clocks
- Clocks from different sources are combined

# Simulation technique

• The continuous transfer function

$$W(p) = \frac{a_0 + a_1 \cdot p + a_2 \cdot p^2 + \dots + a_k \cdot p^k}{b_0 + b_1 \cdot p + b_2 \cdot p^2 + \dots + b_k \cdot p^k}$$

is transformed into a discrete domain using Boxer-Thaler

$$Y[nT_{c}] = \frac{1}{B_{k}} \left\{ \sum_{\nu=0}^{k} A_{k-\nu} \cdot X[nT_{c} - \nu T_{c}] - \sum_{\nu=1}^{k} B_{k-\nu} \cdot Y[nT_{c} - \nu T_{c}] \right\}$$

• S-matrices simplify the computation of A and B coefficients.

## Building blocks: the slave



#### **Building blocks: the master**

$$o_{1}[nT_{c}] = o_{st}[nT_{c}] + o_{ac}[nT_{c}] = o_{1}[nT_{c} - T_{c}] + \frac{T_{sim}}{T_{c}} \cdot 2\pi \cdot (r_{st}[nT_{c}] + r_{ac}[nT_{c}])$$

- Bounded systematic frequency variation.
- Inaccuracy adding Gaussian white noise.

## **Building blocks: the link**



- Interconnections between masters and slaves
- Jitter and diurnal wander affect clock transmission
- Random phase transients

#### **Building blocks: the link**

$$M(p) = \frac{Y(p)}{X(p)} = e^{-p\tau} .$$
  
$$\Delta \varphi^{\#}[n] = \frac{1}{B_{1}^{\#}} \cdot \left\{ A_{1}^{\#} \cdot \Delta \varphi[n] + A_{0}^{\#} \cdot \Delta \varphi[n-1] - B_{0}^{\#} \cdot \Delta \varphi^{\#}[n-1] \right\}$$
  
$$A_{0}^{\#} = 1 - \frac{2\tau}{T} , \quad A_{1}^{\#} = 1 + \frac{2\tau}{T} , \quad B_{0}^{\#} = B_{1}^{\#} = 1$$

- The link is modeled with a constant delay
- Simplified trasnform, with coefficients

# **Building blocks: the C matrix**

- Built into Input signal processing block
- Weighting reflects quality of inputs
- Supports single or multiple inputs
- Allows fault protection switching between input sources

$$C = \begin{bmatrix} 0 & c_{12} & c_{13} & \dots & c_{1n} \\ c_{21} & 0 & c_{23} & \dots & c_{2n} \\ c_{31} & c_{32} & 0 & \dots & c_{3n} \\ \dots & \dots & \dots & \dots & \dots \\ c_{n1} & c_{n2} & c_{n3} & \dots & 0 \end{bmatrix}$$

# Simulation tool



• Select parameters for clocks, links, input signals

- IDI X

Linked items

node2

- Create the desired network topology
- Choose the type of analysis and output parameters
- MS Windows environment, ANSI C++ and XML

## Simulation results: convergence



• Two clocks in a stabilizing arrangement converge

### Simulation results: scaling



• Time to converge for systems of *n* nodes

## Simulation results: diffusion



• Diffusion of a frequency jump in a chain of clocks

# Conclusion

- The tool is easy to use, targeted to a specific problem
- It is significantly faster than using a general purpose mathematical tool
- Already used in production environments
- A modular structure allows the development of new features

#### Results: Analysis of slave clock noise



### **Results: Jitter analysis**



## **Results: Noise accumulation**



## **Results: Protection switching**

